Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 36.20

+0.1%

Dec 26 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Joe NYC who wrote (151355)	12/6/2001 4:31:24 PM
From: Tenchusatsu	Read Replies (2) of 186894

Joe, <Why in the world would L2 run at the full speed, and Trace cache at half speed?> With the L2 cache, it's like RDRAM. The "speed" is judged by how fast the data transfers over the bus, not by its latency. For Pentium 4, data from the L2 cache is transferred at full speed. The latency is variable depending on clock speed, etc., but that's the way it's always been ever since the days of Pentium Pro. As for the trace cache, it can run at half speed because most of the transfers in and out of that cache are very sequential, not random like the L1 data cache. The trace cache can afford to run at half speed if it provided double the uops per transfer. Also, the trace cache needs to be relatively large (12K uops); however, larger caches are typically slower. Tenchusatsu

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next