Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 43.48

+8.6%

3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Paul Engel who wrote (147957)	12/11/2001 10:14:08 PM
From: wily	Read Replies (2) of 186894

Paul, Intel and Ovonyx presented a paper on OUM at IEDM -- the presentation and paper are posted on the Intel website: intel.com intel.com It sounds like CMOS integration is not considered a problem. My guess is that the major hurdle is narrowing the contacts to dimensions far below the lithography minimum line width, i.e., their goal is 70nm. They say they need this width to get the desired 1mA write current, but I'm wondering if they could compromise for a wider contact and higher current and still have a very advantageous memory. Maybe there will be more details at ISSCC? I doubt it. wily

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next