SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Apple Inc.
AAPL 260.23+0.1%11:55 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Doren who wrote (31677)1/7/2002 5:27:05 PM
From: Cogito  Read Replies (1) of 213182
 
>>256K on-chip level 2 cache at full processor speed<<

Doren -

So that puts it on a par with the latest G4s. But I notice that they don't mention L3 cache. The G4 towers , at least the upper-end ones, have 2MB of 1/4 speed L3 backside cache.

I expect to see a bump in the G4s, or the introduction of G5s, within the next three months, max. They absolutely have to do it. I suspect the holdup is still Motorola (or IBM or whoever) not being able to supply the faster chips in quantity yet.

- Allen
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News