SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 231.83+1.7%Jan 16 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Win Smith who wrote (67374)1/8/2002 12:18:00 PM
From: Ali ChenRead Replies (1) of 275872
 
This 0.13 "Celeron" is not a Celeron whatsoever. It is
rather a full-blown half of Tulatin P-III:

"The processor includes an integrated on-die, 256KB 8-way set associative level-two (L2) cache.
The L2 cache implements the Advanced Transfer Cache Architecture with a 256-bit wide bus.
The processor also includes a 16 KB level one (L1) instruction cache and 16 KB L1 data cache.
These cache arrays run at the full speed of the processor core."

"the processor will not function in a previous generation platform due to incompatible
system bus signal levels and clock type. Care must be taken to ensure the correct processors are
installed in the correct PGA370 socket platforms."

It also has 12A of Deep Sleep current, with 22A when at
1.3GHz. Same problems with transistor leakage are
showing up again and again.

ftp://download.intel.com/design/celeron/datashts/29859602.pdf

- Ali
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext