SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.20+0.1%Dec 26 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (155024)1/12/2002 3:32:22 PM
From: Dan3  Read Replies (3) of 186894
 
Re: The most interesting introduction is the 1.6MHz MP Pentium 4 with 1Mb of cache

P4's architecture is terrible for multiprocessing - Itanium was supposed to be filling that role starting in 1999. P4's long pipeline architecture doesn't do well in an SMP configuration (they were never designed for or expected to have to compete in that area).

With the failure of the Merced/Itanic line, P4 is being pushed into an area for which its basic design is terribly inappropriate. Intel has been losing ground rapidly in the SMP market and is desperate to slow AMD's momentum.

Maybe this will help them, maybe it won't. We'll have to see if a big 8-way cache is enough to overcome the advantage of a moderate length pipeline coupled with a 20-way moderate sized cache.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News