Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 36.66

+1.3%

Dec 29 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: wanna_bmw who wrote (157030)	1/27/2002 2:01:49 PM
From: combjelly	Read Replies (1) of 186894

"I have first hand experience of how difficult it is to design around something whose specifications either don't exist, or are incomplete." Doesn't everybody? You seemed to be saying that AMD was pretty dumb to design the Hammers before DDRII was released. " I am only illustrating the inherent trade offs to including an integrated memory controller" I have pointed out this tradeoff more than once myself. It also complicates the design. But, I guess AMD decided it was worth it. This might have been why nothing much came of the first tapeout that was scheduled to occur at the end of 2000. The memory bottleneck was too much of a problem. Note that the ClawHammer version that was supposed to drop into a SocketA abruptly dropped from discussion around that time. "With changes in the CPU, system level bugs will find a way of appearing." In principle, the only thing that changes is the memory controller itself. However, the public information seems to suggest that it is tightly integrated into the whole architecture. So it might be problematic to go to a memory with a vastly different protocol like DDRII. Hopefully AMD has used the advanced information to make allowances for that. We will just have to wait and see. "Validation will have to increase to ensure operation with currently released chipsets." Since the chipsets are interfaced via HT, this is not as difficult as it might be otherwise. " It may be much more difficult to keep up with newer standards with the pace at which AMD is currently used to releasing CPU cores" Memory standards don't come out very often. The cycle is several years, the space between DDR and DDRII was probably the shortest so far. And even after they are released, it takes time for adoption. AMD had that problem with DDR, they had the chipset running by February of 2000, but it wasn't until much later that modules were readily available and conformed to the spec well enough that they were interchangable.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next