SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 210.78-4.8%Dec 12 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Elmer who wrote (71151)2/8/2002 3:08:06 PM
From: Joe NYCRead Replies (1) of 275872
 
Elmer,

Ondie cache goes a long way toward solving that problem plus Intel designs for a shared bus SMP architecture. With an ondie memory controller you'd be limited to single CPU systems unless Intel changes their SMP approach. Then there's hyper threading....

Couple of points:

-It does not mean you can't have both, on-die cache and mem. controller
-I doubt Banias will have SMP capability
-Didn't Intel stop providing SMP ability in desktop P4s? Or was it just the Socket-423
-what does hyperthreading have to do with anything, especially Banias?

Joe
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext