SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.78+2.7%Nov 26 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: wanna_bmw who wrote (158823)2/14/2002 6:46:28 PM
From: Elmer  Read Replies (1) of 186894
 
That's what people say, right? But what technical difference could there be that would cause this behavior? What kind of bug could exist in the Athlon XP that would cause "some" chips to be unusable under DP conditions, but not others?

On Intel's shared bus architecture there could be an argument made about the loading caused by another processor on the FSB but with AMD's port design there is no other entity on the port. I don't know how snooping and snarfing is done on EV6. Is there a difference in the functionality with the addition of a second processor?

EP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext