SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 231.83+1.7%Jan 16 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Dan3 who wrote (71906)2/19/2002 8:30:00 AM
From: dale_laroyRead Replies (1) of 275872
 
>P4 is still stuck with an 8-way cache, while Athlon has a 20-way cache. P4's cache is simple, but fast, which is apparently needed to keep bubbles out of that long pipeline.<

Athlon has two-way set associative Harvard Architecture L1 caches and 16-way set associative L2 caches. With the exclusive architecture, the cache is effectively higher than 18-way, but less than 20-way.

>With its limited set associativity, making the P4 cache much larger will be of limited use.<

For most users, the improvement for going 16-way versus 8-way for 512KB and above is minimal. For the most part, only server class applications benefit significantly from associativity higher than 8-way at and above 512KB.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext