Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 214.18

-0.5%

Dec 31 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: wanna_bmw who wrote (80817)	5/28/2002 12:25:53 PM
From: Ali Chen	Read Replies (1) of 275872

"Also, flushing the cache line means that if modified, it will get written back." Oh really? What a discovery! I wonder, what does your other random rambling about loosely-related part of cache coherency means? That you heard something somewhere? "Thus, flushing is not always required when handling reads from other bus agents." What the heck? The point was that flushing is NEVER REQUIRED when an agent WRITES to memory, the point which was represented wrong in the Aces article, which you endorced as "correct". Now you are trying to school me on READs? From your out-of-place responses you look like a student who did not learn the school lesson at all. - Ali

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next