Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 213.43

+6.2%

Dec 19 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Charles Gryba who wrote (81588)	6/4/2002 3:07:25 PM
From: Ali Chen	Read Replies (1) of 275872

"Because of the 8-bit databus coding for it required 64K segment-based addressing" The width of databus has nothing to do with segment addressing. 64k stems directly from the size of segment registers, which were 16-bit. It is a common and wide-spread definition in the CS science that a "bitness" of processors is determined by the longest atomic length of data it can handle in a single instruction. For 8088 it is 16 bit, period. For a typical atomic read, "MOV CX, mem", the 8088 will simply generate two back-to-back bus cycles, which only affects the peak bandwidth, that's all. Yousef apparently never took any CS-101 classes, and in the near past he was under a solid impression that the "architecture of CPU" means "FET architecture", and he still cannot overcome this impression. BTW, the 8088 had the same 20-bit address bus as 8086. Does it make it a "hybrid 20/16/8 CPU?" I guess it does, in Yousef's universe. -Ali

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next