SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Pastimes : Clown-Free Zone... sorry, no clowns allowed
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Haim R. Branisteanu who wrote (171361)6/9/2002 11:31:13 AM
From: maceng2  Read Replies (1) of 436258
 
Haim, the reduction in gate length is a most interesting subject.

If you manufacture digital transistors at a small gate length, the number of dice (chips) increases on a wafer.

Therefore the number of dice you can make on a wafer (fixed cost) increases between 84% to 240% when you can reduce from 0.24 microns to 0.13 microns.

Trouble is any static or other electricity can damage the chip more easily, so you need more low tech chips to protect it (usually) and to connect it to the OW (called the "outside world").
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News