SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 236.73-6.1%Jan 30 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: wanna_bmw who wrote (85496)7/22/2002 1:11:05 PM
From: Joe NYCRead Replies (1) of 275872
 
wbmw,

I don't think you understood my question. 40-bits of addressable memory in the CPU means that it can address 40-bits of memory, total. Not 40-bits locally, and another amount remotely.

I don't think I misunderstood your question. Hammer has 64-bit addressing. But only 40 of those 64 address lines are connected to the local memory of the CPU. It is one of 2 ways for the CPU to request data.

2nd way is through hypertransport, and here, address lines don't count. It is a pocket based request, and it would be incredibly dumb IMO for AMD to have the structure of the pocket request limited to 40 bits.

As far as memory addresses, it can work like this:

CPU1 range: 0000 0000 0000 0000 - 0000 00FF FFFF FFFF
CPU2 range: 0000 0100 0000 0000 - 0000 01FF FFFF FFFF
etc.


Joe

PS: When I have more time, I will look at the documentation. There should be some info there.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News