Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 236.73

-6.1%

Jan 30 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Joe NYC who wrote (85502)	7/22/2002 6:42:00 PM
From: Joe NYC	Read Replies (2) of 275872

wbmw, I looked at the Hammer presentation from 2001 MPF. On slide 26, they have a diagram of built in Northbridge and HT Crossbar switch. They show the widths of data and commands / addresses, and they are all 64-bit wide internally. The data going to HT links is 16-bit wide, but commands are inside the pockets. When I have really nothing better to do, I may take a look at the format of the commands over HT, if there is any limit to addresses other than 64 bit, but I doubt it. The only line on the slide of undermined width is one going from DRAM controller to memory, and this is the one that is 40 bits wide. So if / when this 40 bit address width turns out to be a problem (and there is a room for 32x increase from current technology), all than needs to be changed is the DRAM controller, which seems like a very small part of the CPU die. And depending on AMD's foresight, some pins may need to be added to the Hammer socket. I don't know what the speed of increasing densities of RAM is, but if it is 2x per year, AMD has 5 years before they need to increase the width of address lines. Joe

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next