SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 227.90+2.0%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Joe NYC who wrote (93416)2/20/2003 6:30:04 PM
From: fyodor_Read Replies (2) of 275872
 
Joe: (Interesting scale ...)

Weird slide alltogether.

What the heck does that "Each 1M transfer has 8 bytes" thing mean?

That's a surprisingly large FSB increase for Prescott, IMO. AMD really does need dual DDR-II when Prescott comes around.

In one of the other slides, what does "L1 Cache Aliasing Reduced" mean? [ pc.watch.impress.co.jp ]

Looks like the floating point unit has been completely redesigned (at least in terms of physical layout): pc.watch.impress.co.jp

Very interesting glimpse into the massive difference in layout philosophy!

AMD needs to execute well in order to remain competitive with Prescott. Fortunately, there's still the 64bit thing ;-).

-fyo
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext