Xilinx (XLNX) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Xilinx (XLNX)

XLNX 194.92

0.0%

Feb 14 4:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Proud_Infidel who wrote (3092)	1/4/2004 2:01:59 PM
From: SemiBull	Read Replies (3) of 3291

Xilinx releases converter, FEC cores By by Robert Keenan, CommsDesign.com 12/26/2003 8:00 AM EST URL: siliconstrategies.com WAYNE, New Jersey -- Xilinx is making its field programmable gate array (FPGAs) in communication designs with the release today (Dec. 24) of a digital up converter (DUC) and enhanced forward error correction intellectual property (IP) cores. The DUC core is aimed at software-defined radio, digital transmitter, cable modem, and wireless base station designs. The core supports between 5 to 5792 interpolation rates, a local oscillator spurious free dynamic range of 115 dB, and the ability to select filter lengths between 4 and 1024 taps. On the FEC front, Xilinx has enhanced its error correction core products so they support variable block lengths and deliver multi-channel functionality. The company has also enhanced its interleaver core so it supports selectable configurations on the fly. All of the cores are available now. The DUC is included with the latest version of Xilinx' CORE generator system. The FEC cores are available as separately licensed parameterized netlists.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next