Verisity and ARM Deliver Verification Process Automation Solutions For ARM Powered SOCs
MOUNTAIN VIEW, CALIF., AND CAMBRIDGE, UK– Feb. 16, 2004 – Verisity Ltd. (Nasdaq:VRST), the leading supplier of Verification Process Automation (VPA) solutions, and ARM [(LSE:ARM); (Nasdaq:ARMHY)], the industry’s leading provider of 16/32-bit embedded RISC processor solutions today announced their collaboration to provide mutual customers with verification Intellectual Property (IP) solutions that address the ever-growing complexities of system-level verification. The two companies will jointly develop verification IP for the ARM11™ core family. Starting with the AXI e Verification Component (eVC), and advanced methodologies based on Verisity’s VPA solutions.
Many of the ARM® semiconductor Partners are pushing the limit of system integration on a single chip. These designs, many of which are based on the ARM11 microarchitecture require billions of verification cycles and hundreds of Gbytes of information, distributed over several compute and engineering resource locations. It is with this problem in mind that ARM has teamed up with Verisity to help ease the issues associated with the verification of these next-generation designs.
“We believe that the next generation of chip developments need an automated verification process that spans the block, system, and project levels,” said Alan Hunter, Verification Methodology manager, ARM. “The VPA solutions offered by Verisity, work well with a new set of verification IP components, under development, and enable our customers to run ARM verification suites out-of-the-box. This will make the verification of ARM core-based design quicker and easier in the future.”
The ARM11 processor family comprises a range of high-performance microprocessor cores and platforms that exploit the new high-data throughput AMBA™ 3.0 AXI bus system. The AXI eVC will be part of a complete verification environment for the AXI bus, including block and chip level scenario generation, data and assertion checking and specification based functional coverage analysis. The AXI eVC will comply with Verisity’s e Reuse Methodology (eRM™) and will run AXI verification scenarios, supplied by ARM.
“Solving the challenges of system-level verification requires automated processes leveraging reuseable, adaptable verification environments,,” said Steve Glaser, vice president of corporate marketing and business development for Verisity. “The verification IP ARM and Verisity are jointly developing will enable the highest productivity and scalability, while supporting a spec-driven verification flow all the way through closure.” |
