SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Atmel - the trend is about to change
ATML 8.1400.0%Apr 12 5:00 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: tech101 who wrote (13361)4/16/2004 1:15:38 PM
From: Ian@SI   of 13565
 
youlu,

TSMC is saying they are running utilization 105% (Any one knows how?)

You'd have to ask TSMC to get a precise answer. Subject has been discussed on the AMAT NO POLITICS thread a few times.

Basically, available capacity is used for calculating utilization and would exclude things such as down time due to Preventive Maintenance, Maintenance, planned down time for holidays or other purposes; and may even exclude device idle time while awaiting wafers to be processed.

When actual utilization exceeds theoretical available capacity, then numbers greater than 100% are seen. e.g. Don't do PM as scheduled could be one factor allowing 105% utilization. Downside is that if the machine fails, the fab may lose capacity for a whole line, produce defective wafers or other equally bad results...
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext