SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.15-0.6%Dec 24 12:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (177903)5/11/2004 11:10:42 AM
From: TigerPaw  Read Replies (1) of 186894
 
Seems like a very easy way to improve performance, given the silicon and the "multi-threaded-ness" of your computing workload.

As far as I know, the cores will still have to go off chip to a shared northbridge. Cache sharing could speed up operations in a single chip system, but as soon as a 2P board is contemplated the coherency winds up traveling down the shared external bus to the northbridge. Perhaps a dedicated application could use the cache more wisely, but not XP or Linux.

TP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News