SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.54-0.9%2:24 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: TigerPaw who wrote (177939)5/12/2004 1:49:13 AM
From: Tenchusatsu  Read Replies (2) of 186894
 
TP, Power and heat are going to be extremely hard to pack into the small package.

I don't know what type of core Intel is considering for dual-core, but I'm betting it won't be a Prescott/Tejas "easy bake oven." Besides, heat and power issues are going to be a problem with AMD as well.

It hardly seems worth it if memory access has to go externally to check coherency and down another external bus to the DRAM.

The advantage is the shared L2 cache. Imagine one core reading a chunk of data, and another core updating that same chunk of data. With two separate processors, that translates into a lot of bus (or HyperTransport) traffic with high latencies. With dual-core, that's all contained within the processor with low latencies.

It's unlikely to be just a drop in replacement in 1p systems, the current would be too high.

It doesn't necessarily need to be a "drop-in replacement." It just needs to require as few changes as possible.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext