Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 36.38

-1.3%

Dec 22 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: TigerPaw who wrote (177947)	5/13/2004 2:33:00 PM
From: Tenchusatsu	Read Replies (1) of 186894

TP, sorry I forgot to address this part of your post: It really gets tricky when you have dual chips (even if they have dual cores). The coherency checking has to take place over the external bus even in the case where the data is correlated within the same dual-core chip. Not true. If two cores on the same processor are accessing the same cacheline, no bus traffic (other than the original request for cacheline ownership) is required. Of course, if a core on a different processor also accesses that cacheline, then you'll end up with the same coherency checking that you would have for a dual-processor (single-core) system. But that's better than having three separate processors on the same bus competing for that cacheline. The trick to maximizing this advantage, of course, is proper assignment of tasks by the operating system. I'm not sure if Windows or Linux is up to that task. I doubt it, but even without specific OS support, performance will improve because of the other benefits of Intel moving to dual-core (e.g. faster FSB). Tenchusatsu

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next