SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.34-0.1%Dec 23 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (177962)5/14/2004 2:39:37 PM
From: TigerPaw  Read Replies (1) of 186894
 
The OS has nothing to do with the MESI cache protocol. If one processor has a cacheline in Modified state, it can continually update the data in that cacheline as long as no other processor tries to access that cacheline.

Correct, the OS involvement comes in when tasks are swapped.
The task swap is likely to involve switching the task to another physical processor and then all the modified lines are in the wrong cache.
The memory doesn't have to be shared among differnt threads, it is shared by the fact that the task may run on either processor.
Even when the OS has not swapped the task to a different chip the protocol has to check because it has no other indication.

TP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News