Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 259.65

+2.3%

Jan 23 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Petz who wrote (123644)	6/14/2004 9:43:53 PM
From: Joe NYC	Read Replies (1) of 275872

Petz, 1a. There is no reason an x86 CPU can't have a 4-input floating point pipeline like Itanium, or 6, or 8. And actually, anything >4 would do an Itanium no good, unless it is redesigned to be an OOO processor, which, as I said, pretty much defeats the purpose of the explicit parallellism. I came across this post from a guy who used to work for AMD, which makes it sound that FPU was borrowed from K7 (if my understanding is correct) to cut down on work needed. aceshardware.com FPU may be due for a significant overhaul in K9. Ability to better take advantage of potential parallelism (in FP)seems almost like a low hanging fruit. Joe

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next