SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : C-Cube
CUBE 37.68+1.7%Jan 9 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Rick Kiray who wrote (21273)8/25/1997 12:51:00 PM
From: DiViT   of 50808
 
Rick, from the white paper...............
Do you know what this could mean?

"RISC CPU
The reduced-instruction set central processing unit (RISC CPU) is the control processor for the chip. The CPU core is a powerful 32-bit processor that executes a standard RISC instruction set, but has been extended to also execute compression-specific instructions.

An instruction cache (I-Cache) increases efficiency by eliminating instruction fetches from dynamic memory (DRAM) during pixel-level encoding and preprocessing functions.

Since this advanced encoder system is designed using a core CPU controlling various coprocessors, the hardware can be adapted to different applications simply by downloading the appropriate software into DRAM. "
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News