SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 215.32-0.2%Dec 30 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: fyodor_ who wrote (151623)2/23/2005 9:31:11 PM
From: dougSF30Read Replies (1) of 275872
 
Yeah, 2 x 1MB L2 for dual core Opteron is not in question.

That's already known. Sempron die is the same as A64 die, just 1/2 disabled (or 3/4) on the L2 cache.

I suppose they might go the cache-disabled route with the dc A64s, but those dc Opterons are very large chips, > 200mm^2, so this may be a case where they might want to pull that down to 155mm^2, despite the mask expense, etc.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News