SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 217.91+0.9%Dec 5 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: KeithDust2000 who wrote (156674)4/17/2005 8:08:14 PM
From: Elmer PhudRead Replies (2) of 275872
 
Keith

There is no 64MB L4 chipset cache anymore (it was designed out), not even L3 on the Xeons because it performs best with the cheap version of Xeon without any L3 cache

I don't think this is necessarily correct. We don't know that it performs best with the cheap version. It may simply be that it performs well enough that it doesn't justify the L3 version of Xeon from a price/performance perspective. We need to see 4-way TPC-C or SAP scores from other vendors using the Potomac version of Xeon before we conclude anything. I simply can't buy the notion that a chipset can make a non-L3 device outperform a device with L3. There's just no way the chipset can supply the transaction faster than the L3. I'd also like to see some scores with Intel's new Twin-Castle chipset and the 2 independent FSBs.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News