IDTI - an IC Play on Growth Markets Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : IDTI - an IC Play on Growth Markets

IDTI 48.99

0.0%

Mar 29 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Chris Tomas who wrote (3573)	9/9/1997 11:00:00 PM
From: Rob S.	of 11555

This may have been posted on the thread as it was available around the time of the Taiwan tradeshow; centtech.com The key points about the C6 are the small die size and low manufacturing costs due to simplified manufacturing processes needed. The design is also said to be more easily scalable to higher speed grades. Doing away with the complex out-of-order execution pipes and other complexities would support that claim. They do not mention as high of speed grades as Fuchi posted. Another claim for the parts is the low power consumption. At the 200 MHz grade the C6 consumes over 10 watts according to one of the charts. That is well above Intel's new parts for laptops which consume only around 6 watts. So it looks like the power savings argument has been blown out by Intel at least until IDT manages to shrink the parts to 0.25 micron. This is what leads me to now think that the only significant advantage of the current C6 is the ability to manufacture it cheaply while still delivering mainstream business application performance. The document describing the architectural advantages of the C6 states that it largely relies on large L1 caches to achieve performance gains while using a less robust MPU core. The SRAM cache comprises 3.9 million transistor equivalents - by far the largest part of the chip. The next generation of the C6 is shown to include the L2 catche as well as the L1. The SRAM cache on the C6 employs a 6 transistor cell, something I find asstonishing given what I would think are much more advanced and higher density memory architectures IDT has. It remains to be seen if IDT is able to do much with it, but given that their major strength is advanced memory and that their portfolio includes IDT/Mosys Fusion, advanced multi-bank/multiport architectures, and even single transistor cell meories, there could be dramatic leveraging of the C6 architecture when combined with IDT memory capabilities.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next