SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 217.53+1.5%Nov 28 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: eracer who wrote (189573)3/13/2006 6:11:36 PM
From: Dan3Read Replies (1) of 275872
 
Re: Revision F with 2x1MB L2 cache is supposed to be 220 mm^2

I hadn't realized that. I googled it and got this vr-zone.com.sg . If it's true, then Rev F is a very different chip from Rev E. Note that the cache on Rev F is smaller, while the overall chip is larger and has significantly more transistors in the core. Supposedly the Rev E core had DDRII support (never used) so that's not the difference. If you take out the addition of 64-bits to Conroe, Rev F to Rev E Athlon may be as changed as Conroe is to Yonah.

Back to size, I left quite a bit of room in those estimates for yield issues. Note that AMD has begun the process of shrinking its cache sizes with Rev F. The larger core might limit AMD to 23 or 24 million CPUs per quarter instead of 27 million, but that would still be plenty to take Intel down as an entity that can dominate OEMs at will (but such progress by AMD is still a very big IF!).
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News