Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 200.21

-6.9%

1:20 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: combjelly who wrote (192002)	4/4/2006 4:21:05 PM
From: Joe NYC	Read Replies (1) of 275872

cj, An easy way to attach a L3 cache is via the crossbar. That way, the design effort is relatively low and is completely modular. I don't see that there would be any performance advantage to integrating it in any more tightly. Yup, no need for any logic to be incorporated in individual cores. As far as accessing L3, is the (main) memory request done only when L3 lookup is a miss, or would memory access start regardless, in parallel to L3 lookup? Joe

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next