SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 246.28+4.0%Feb 2 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Magrathea who wrote (197478)5/19/2006 8:25:49 AM
From: combjellyRead Replies (1) of 275872
 
"I don't want to take this too deeply, but I ask are you.. "

It depends on the needed resources. Being able to execute X86-32 and x86-64 implies to ability to execute some other instruction set, say, Alpha and/or Power along with these two. Some transistors would have to be spent to take care of architectural differences like the differences in the register sets, but it could be done.

Else, an Itanium approach can be taken where a whole, separate core is embedded. But emulation is likely going to beat this approach as Intel learned.

But, I've come around to ixse's point of view. I think the next step will be in the direction of Cell. Only AMD will spend more transistors to hide the backward incompatibilities, unlike the current Cell. This fits in with the rumored anti-HT that was being tossed around a couple of weeks ago.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext