SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 203.14-0.8%Jan 9 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: j3pflynn who wrote (200040)6/2/2006 9:57:56 AM
From: combjellyRead Replies (2) of 275872
 
"why would you assume that the decrease in L1 size will be a negative?"

Assuming it even happens. Current L1 has a 3 cycle latency. If that can be cut to 2, or even 1 by halving its size, it would be a win. Especially if the also cut the latency to L2, a capacity miss hurts less on the average.

To assume AMD hasn't modeled this to death is hubris in the extreme.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext