SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 221.440.0%3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Magrathea who wrote (210424)9/8/2006 12:39:55 PM
From: jspeedRead Replies (1) of 275872
 
The cell architecture is essentially a Power core hooked up to 8 SIMD engines. It can theoretically produce huge IPC, but there are very few applications that can make use of this horsepower.

I'm guessing that the interconnect is designed to feed these parallel engines in a way that would cause bottlenecks or impractical topologies with HTX.

So a combined Opteron-Cell blade would probably use Opteron for conventional tasks and Cell for heavy lifting computational tasks.

It makes sense to loosely couple the architectures as opposed to add an HTX interface to Cell.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News