SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 214.93-2.9%10:48 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: ChrisBBo who wrote (210913)9/14/2006 1:07:18 PM
From: RinkRead Replies (1) of 275872
 
Chris, wow, a much more elaborate answer than I expected. Very insightful. I may start asking you more of these kind of questions :)

Actually I've got one now. For QC overall power consumption per core will need to come down a lot. As the capacitive load of the wires goes down with the scaling of the wire pitch I presume it reduces the power consumption per core (presuming the amount of transistors per core is about the same). Can you provide any insight if and how relevant the reduction in power is as a result of wire scaling?

(Other things that I think will help in the short to mid term future are improved strain and sSOI wafers, but the vague idea that wire scaling might possibly help is new to me)

Tx, regards,

Rink
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext