SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Petz who wrote (23498)9/26/1997 2:51:00 AM
From: Elmer   of 1571958
 
John, you need to get more in touch with the facts.
All P6 generation processors have had a seperate L2 cache bus.
It's not something new for Deschutes. All P6 generation processors
are designed for multiprocessor systems, if so desired. Slot1 runs
at 66mhz today, but it won't stay there. There is no definition
restricting it to 66mhz.

There are currently 2 chipsets for the P6 generation of Intel
processors. The 440FX and the 440LX. Both support 1 or 2
processors. The 440LX supports AGP and SDRAM, while the
440FX supports only FPM & EDO memory and has no AGP
support. Both support only a 66mhz host bus but there is
a rumor that the upcoming 440BX will support a 100mhz host
bus. Both chipsets appear with slot1, while the 440FX is available
with socket8 as well. Checkout Intel's website if you are going to
make claims. Deschutes is not available yet so Intel hasn't posted
facts on it yet, but enough has been discussed that you can find
it out if you try.

EP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext