SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Dave who wrote (23728)9/30/1997 10:57:00 PM
From: Elmer   of 1582938
 
Dave wrote:

Well, the K6 has an unfair advantage. It has 64 kb L1 cache whereas the Pentium MMx has 32 kb....I was just curious....

I wrote:

Dave, why is this unfair? It was a decision AMD made on how best
to use die area. Certainly nothing unfair there. I however would quesation if the local interconnects they used to reduce the sram
area for this large cache might be the cause of their yield problems.
Experts predicted AMD would not have an easy time producing this
device with the exotic process features they use. Perhaps this was
a poor decision but AMD stated all along they were betting the farm
on the K6. Looks like we may lose the farm. Seems to me that it
doesn't matter how small the die is if you can't yield. The bottom line,
which Intel undoubtedly understood when they choose not to go 5
metal layers and local interconnects on their .35u process is, how
many good die go out the door per unit of time. A much better gauge
of die cost then die size.

EP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News