SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 258.86+9.0%Nov 12 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Ali Chen who wrote (227214)3/2/2007 5:08:02 AM
From: PetzRead Replies (3) of 275872
 
Nonsense, Amato did not ever say 3.60x, he said 3.2x as the speed improvement for pure HPC applications. I never heard him say that was for SPECfp_rate, so who knows where that non-factoid came from. But thanks for the link, he was misquoted all over the place.

And, by the way, you are forgetting that better prefetch can significantly improve floating point performance. The BW to L2 cache doubled so it is mostly high memory bandwidth stuff, where all 4 cores' L2 can't kept filled, that can't meet the 3.2x factor in pure HPC-type stuff.

Petz
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News