Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 50.59

+4.9%

Feb 6 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Time Traveler who wrote (33514)	10/2/1997 10:42:00 AM
From: Jonathan	of 186894

John Y. Wang: >I do not believe a K6/233 running at Vcc of 3.2V is over stressed, voltage wise< I think you maybe right about 3.2 volts is not too bad for K6. I was thinking K6 was using the .25um process, then the gate ox will be only about 50Am. But with .35um process, the gate ox is probably around 80Am thick. However, CPU life will always shorten if higher voltage is used than the process design. >Perhaps, you meant the extra power dissipated with these flip-chip C4 bump attachment and inadequate chip area or package (Socket 7 to dissipate all this heat --- pushing stress relieves of these bumps to the limit from thermal cycling.< Actually, I was thinking about the channel hot carrier effect (CHC). I am not an expert of reliabilty study and this is an investment board, so I wont't going into it in great detail. Basically the theory is with higher volts at gate and drain of the transistor, the electrons is accelarated faster acrossed the channel, some of these electron will be lodge or stuck in the bottom gate oxide permanently, creating negative volt at the bottem of the gate oxide. The gate oxide now sees a much larger voltage and tends to break down at those spots.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next