Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 249.86

+0.1%

10:12 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: pirasa2 who wrote (238672)	8/13/2007 2:30:41 PM
From: Joe NYC	Read Replies (1) of 275872

pirasa, Would a Brisbane with 2 8 MB L2 cache attain IPC parity with the C2D ? :)* ZRAM will more likely be implemented as L3. One reason is that it is probably not as fast as SRAM. Also, implementing it as L2 would mean that the core would have to be redesigned. Much more likely is that it will at some point appear in Barcelona L3. Swapping SRAM for ZRAM in L3 would not involve touching Barcelona cores. But looking at the roadmap, there is nothing incorporating ZRAM as far as I can tell. The 6MB L3 (Shanghai?) on 45nm is very likely SRAM. And that is in middle of 2008. So when will the ZRAM show up? The best case scenario is that they may be doing a parallel development (on 45nm, with Shanghai), but even that is questionable. Joe

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next