SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 203.76-1.1%Nov 21 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Joe NYC who wrote (238685)8/13/2007 3:09:46 PM
From: pirasa2Read Replies (1) of 275872
 
6MB L3 is too little for something that gives you 5X cache density, don't you think?

I haven't seen any mention of its speed anywhere. How do you come to the conclusion that it will be slower than SRAM?

Back in the days of the PII and also the original Athlon, the L2 cache resided on separate chips, I think it consisted mainly of Cypress SRAM chips. It operated at half the CPU speed but was more abundant than what could be optimally fitted on-die. Perhaps ZRAM, if it is indeed slower, will pave the way for similar designs, i.e. a humongous L2 or L3 cache chip residing in a cartridge or even sitting on an extra AM2+ slot.

I am sure AMD engineers are giddy with the possibilities that ZRAM offers.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News