SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 212.23-5.1%12:42 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: combjelly who wrote (238743)8/15/2007 2:36:11 AM
From: RinkRead Replies (3) of 275872
 
CJ, re:
Me: "as cache hierarchy redesign is a biggy because it influences non cache parts of the processor too."
You: In general, I agree. But, since the L3 hangs off the crossbar on the K10, there is less influence on other parts.

True. I made the remark presuming that the latency for ZRAM is a factor longer than latency for current SRAM. If so it is likely to influence core performance because AMD's core design seems to prefer lower latency for relatively small cache over higher latency large cache. If true then opting for ZRAM with Shanghai might be a bridge too far.

Just a presumption. I'd be interested to read if anyone knows differently.

Regards,

Rink
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News