SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 223.54-2.9%Nov 19 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Rink who wrote (238785)8/15/2007 10:43:30 AM
From: combjellyRead Replies (2) of 275872
 
"If so it is likely to influence core performance because AMD's core design seems to prefer lower latency for relatively small cache over higher latency large cache."

In general, that would be true. But because of the way the L3 is implemented, as long as the latency is better than the main memory, it is a win.

Now, with a large enough L3 with respect to the L1 and L2, at some point moving to an inclusive L3 would be a bigger win than with an exclusive L3 because the traffic due to evictions is eliminated. So, the larger question is, has AMD put the ability to use either an inclusive or exclusive L3 in Shanghai? If they have, then ZRAM becomes a real possibility. If not, then likely not.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News