SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 252.90+0.3%11:01 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (239536)8/29/2007 1:31:18 PM
From: graphicsguruRead Replies (2) of 275872
 
Understand that CSI is "speculative cache coherency." It's game changing.

I don't know if anyone has ever tried anything like this before.
Certainly not in the x86 space. What Intel is doing is going ahead and
using a cache line before knowing absolutely for sure that using it
does not create the possibility of an incorrect result. In the *rare*
instance where there turns out to be a problem, they have to back up.

The result is *much* better latency at the cost of *much* greater
complexity.

I believe that AMD has been right for these many years. "It's all about
latency." Somehow, Intel has managed to make C2D perform better
than AMD's parts by a combination of better core design, larger caches
and better process parameters. All of this in spite of worse latency.

But now, latency is going to turn into an Intel *advantage*. When that
happens, look out.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext