SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 252.90+0.3%11:01 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (239536)8/29/2007 2:05:07 PM
From: PetzRead Replies (1) of 275872
 
An Intel presentation about server platforms: download.intel.com

Gives some insight into necessity for CSI, and into the Caneland (4S) platform. Basically conclusion is that memory bandwidth and latency are the key drivers for platform performance.

Comparing charts 16 and 18, the 4S Caneland platform has the same number of FBDIMM channels as 2S. Four channels of DDR2-667 according to this: physorg.com

Seeing as there are several charts in that Intel presentation that point out the bandwidth sensitivity of SPECint_rate, SPECfp_rate and several server benchmarks, I would say that Caneland will be at a distinct disadvantage to 4S Barcelona with 2-3 times the bandwidth.

Petz
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext