Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 236.78

-6.1%

3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: graphicsguru who wrote (239537)	8/29/2007 2:05:57 PM
From: fastpathguru	Read Replies (2) of 275872

The result is much* better latency at the cost of much greater complexity.* Maybe it's not SO bad... The overall requirements would be: Save the state of the program at the moment the speculative read is "filled" and used (equivalent to an "onboard context switch", worst case), and prevent any potentially tainted results from leaking back out before the cache line is "validated." The "context save" will just suck up processor cycles that would otherwise be waiting for the read to fill anyways. "Rollback" consists of simply "context switching" back, and restarting with the by-now-correctly-filled cache line and read results. Not so crazy. fpg

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next