SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 236.80-6.1%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: fastpathguru who wrote (239547)8/29/2007 5:32:16 PM
From: graphicsguruRead Replies (1) of 275872
 
esp. when the processor is sitting around doing nothing but retiring in-flight instructions and waiting for the read to fill

I think you're underestimating the complexity. There may
be relevant writes in flight, and potentially affected
reads in flight on other processors.

Cache coherency is tricky business to begin with.
Adding speculative transactions and making sure that
read/write ordering is *always* correct in all circumstances
with partial and re-ordered transactions in flight,
is anything but simple.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext