SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Spansion Inc.
CY 23.820.0%Apr 16 5:00 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Joe NYC who wrote (3228)1/29/2008 2:25:09 PM
From: BUGGI-WO   of 4590
 
@Joe
"
I think Buggi's post is pretty much consistent with what I wrote recently:

4bit ORNAND < 2 bit (MLC) NAND < 2 bit (Mirrorbit) NOR < 1 bit NAND < 1 bit NOR
"

To make it more precise:

DIE size
- 4bit ORNAND node + 1/2 node = 2 bit (MLC) NAND node
- e.g. 65nm NOR = 53-55nm NAND

- 2bit ORNAND node - 1/2 node = 2 bit (MLC) NAND node
- e.g. 45nm NOR = 53-55nm NAND

or:

NAND 2b/c needs 37-38nm to equal Quad 45nm SPSN-NOR
or
NAND 2b/c needs 53-55nm to equal Quad 65nm SPSN-NOR
or
NAND 2b/c needs 71-73nm to equal Quad 90nm SPSN-NOR

BUGGI
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News