Spansion Inc. Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Spansion Inc.

CY 23.82

0.0%

Apr 16 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: bobs10 who wrote (3273)	2/2/2008 4:26:25 PM
From: BUGGI-WO	of 4590

@Bob - PCM Nothing new: 128.100.10.145 Page 66: 23.5 A Multi-Level-Cell Bipolar-Selected Phase-Change Memory A 128Mb (256Mb MLC) 90nm phase-change memory is presented. A multi-level programming algorithm is developed and embedded into the chip, demonstrating 2b/cell feasibility. Experimental results are presented for time zero and after 48h, 125°C bake and 100k erase/write cycles. 2b/c 128Mbit - a first move, but what does this show to us? Looks like they have to do many more things, like SPSN did with Mirrorbit years already ago. And what does this tell us about manufactoring? edit: the 4b/c line is wrong => 128Mbit per 2b/c (1 DIE) => 256Mbit per 2 DIEs, when I understand this right. BUGGI

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next