Spansion Inc. Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Spansion Inc.

CY 23.82

0.0%

Apr 16 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Pam who wrote (3323)	2/11/2008 9:40:58 AM
From: Woerns	Read Replies (1) of 4590

PAM, you are probably referring to the item 23.3 on page 66 of the ISSCC2008: 128.100.10.145 A 45nm Self-Aligned-Contact-Process 1Gb NOR Flash with 5MB/s Program Speed A 1Gb NOR flash implemented in a 45nm self-aligned-contact process is presented. While delivering 5MB/s programming performance, the chip achieves over 50% cost-per-bit reduction over the previous technology node. Design effort concentrates on the periphery circuitry and design rules to reduce die size. So it's rather 50% cost-per-bit reduction than reduction in size. I'd like to know the previous technology node to compare with. Is it 65nm Strataflash? IMHO Numonyx wants to show a way how to survive with NOR flash until 32nm or 22nm PCM takes off. Regards

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next