AMD:News, Press Releases and Information Only! Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only!

AMD 215.04

+0.1%

9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Bill Jackson who wrote (1338)	10/14/1997 3:20:00 AM
From: Paul Engel	of 6843

Bill Re: " it was bypassed first by the vesa local bus and subsequently by the PCI bus, both of which were able to run around the microchannel. Similarly from what I read the slot one is a compact flat box involving the L2 cache, CPU, memory and system chips all together(in essence the system less the plug-in bus and small glue on the mother board. (see other comments about that). It is supposed to allow for higher speed CPUs and with the rambus and chipset ICs inside it has the potential to be Intels private room. " Are you making this uo as you go along? The EISA bus (NOT VESA) was set up by IBM competitors to compete against the MicroChannel Bus. Intel does not use RAMBUS memory in its SEC/Slot 1! RAMBUS is a DRAM interface technology and the L2 cache in the Pentium II is SRAM! There is an L2 cache controller in the SEC - not a CHIP SET! etc., etc., etc. Paul

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next