SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 230.23-4.3%Nov 18 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: chipguy who wrote (248640)3/12/2008 12:10:02 AM
From: pgerassiRead Replies (1) of 275872
 
Chipguy:

Funny you should use that document and not read it (as you accused me of doing to one of your posts low on facts). Its at least a SC 1MB L2 die, but only 512KB of the L2 are active. It plainly states that on chapter 1 (page 9 from the beginning per Adobe Reader) paragraph 5, in the thermal specifications and others. The given die size is 11.1mm times 8.2mm or 91.02mm2, far too big to be a SC with just 512KB of cache. Even bigger than a 80.66mm2 SC 1MB L2 die. Every one of these is a fused die. And the document does state typical sizes. There is enough room for a dual core die to be used (12.6 by 12.8mm or 161mm2) fused to be one core and 1/4 the L2 cache. The DC 2MB die being 103mm2 and the SC 1MB die being 80.66mm2. The given die size is almost the geometric mean between the two die sizes.

Thus all of the dies are fused and a good deal of them may even be fused from DC 2MB dies. Kind of shoots a big gaping hole in your theories. But you would have known that if you would read all of the document rather than the part you needed.

Pete
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext